搜索资源列表
ad
- 2812AD转换的程序,压缩包中为整个工程文件 -2812AD conversion process, compressed package for the entire project file
RTC_2812
- 281RTC产生的程序,压缩包中为整个工程文件 -Procedures have 281RTC, compressed package for the entire project file
myDesign
- the zip file contains 5 design units from my final year project.
URAT_VHDL
- FPGA采用模块工程文件QUARTUS II工程、ADC0809、电机控制PWM、LCD12864显示控制、UART_VHDL-FPGA module QUARTUS II project engineering documents, ADC0809, motor control PWM, LCD12864 display control, UART_VHDL
uart_Transmitter
- 自己写的一个uart驱动代码,是一个工程文件,适合初学者,里面的状态机的写法十分值得学习-To write a uart driver code, is a project file, suitable for beginners, which the wording of the state machine is worth learning
counter
- Counter for VHDL Project
less
- Less for VHDL Project
DDS_FINAL
- My project is on Direct Digital Synthesiser using Verilog HDL.This project is doing by me on july 2009 in summer training at NIT Kurukshetra, India. This DDS system generate the square wave, Triangular wave,Sine wave and saw wave with different fre
example1
- 本例程属于独立实验,主要是让大家熟悉一下VHDL 语言基本语法,这是比较简单的 程序了。实现一个将时钟信号clk 十分频的功能,可以通过波形仿真来看效果。 波形仿真的过程可以参考视频“波形仿真.exe”文件,有比较详细的操作方法。其实 在例程的项目中已经包含了波形仿真文件,大家可以直接仿真,观察结果。 -This routine is an independent experiment is designed to allow you familiarize yourself
UART
- 包含一个在QUARYUS环境下运行的UART的工程,实际在EP2C20Q240上调试成功的通用串口VHDL程序-The QUARYUS environment contains a UART to run the project, the actual success of the EP2C20Q240 Universal Serial debugging VHDL programs
Arbiter
- Arbiter unit includes client and server units. Used for Arbitation of multipliers in Altera FPGA based project. The code supports several multipliers and several clients with different priorities.-Arbiter unit includes client and server units.
fft_gen
- FFT vhdl generic: I m new to vhdl, and I tried to use xilinx fft core, but when I try to simulate it in test bench using ise simulator, I get zero results. here is what I do: 1- from core generator I choose fft core and create .vhd & .vho &
4ALU
- The project is used to perform the operation of 4 bit arethmatic and logical operation. the projcet is implemented in spartan 3E
USB
- Verilog实现的USB程序,用ISE打开工程文件即可-Verilog implementation USB program, open the project file with the ISE can be
I2C
- i2c总线的工程实现,可以用在altera环境下验证-i2c bus project implementation can be used in altera verification environment
RS232_project
- 串口通讯 rs232 verilog程序,一次接受传送8bits-rs232 verilog project,reciver or trancimiter 8 bits onece
verilog
- 通过I2C接口读写EEPROM 在本项目中,我们利用Verilog HDL实现了部分I2C总线功能,并能够通过该总线对AT24C02进行读写操作。为了便于观察读写eeprom的结果,我们将读写的数据同时显示在七段数码管上,并设定读写的数据从0到255不断循环,这样就可以方便进行比较。 -Through the I2C interface to read and write EEPROM in this project, we use Verilog HDL to achieve some o
gold_code
- Gold code project with VHDL files
ddfs
- 直接数字频率合成器,整个工程文件都在,仿真也有,直接就能用。-Direct digital frequency synthesizer, the entire project file are in the simulation is also directly be able to use.
lab3
- VHDL code for using LCD in an fpga project